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The increased use of DC-consuming electronics in many applications rele-
vant to everyday life, necessitates significant improvements to power conversion and
distribution methodologies. The surge in mobile electronics created a new power ap-
plication space where high efficiency, size, and reduced complexity are critical, and at
the same time, many computational tasks are relegated to centralized cloud comput-
ing centers, which consume significant amounts of energy. In both those application
spaces, conversion and distribution efficiency improvements of even a few-% proves
to be more and more challenging. A lot of research and development efforts target
each source of loss, in an attempt to improve power electronics such that it serves the
advances in other fields of electronics.
Non-isolated DC-DC converters are essential in every electronics system, and
improvements to efficiency, volume, weight and cost are of utmost interest. In partic-
ular, increasing the operation frequency and the conversion ratio of such converters
serves the purposes of reducing the number or required conversion steps, reducing
converter size, and increasing efficiency. The aforementioned improvements can be
achieved by using superior technologies for the components of the converter, and by
implementing higher level of integration than most present-day converters exhibit.
In this work, Gallium Nitride (GaN) high electron mobility transistors (HEMT)
are utilized as switches in a half-bridge buck converter topology, in conjunction with
fine-line 180nm complementary metal oxide semiconductor (CMOS) driver circuitry.
The circuits are integrated through a face-to-face bonding technique which results
in significant reduction in interconnects parasitics and allows faster, more efficient
operation. This work shows that the use of GaN transistors for the converter gives
an efficiency headroom that allow pairing converters with state-of-the-art thin-film
inductors with magnetic material, a task that is currently usually relegated to air-core
inductors.
In addition, a new ”core-clad” structure for thin-film magnetic integrated
inductors is presented for the use with fully integrated voltage regulators (IVRs).
The core-clad topology combines aspects from the two popular inductor topologies
(solenoid and cladded) to achieve higher inductance density and improved high fre-
quency performance.
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An increasing part of the world’s energy is consumed by direct current (DC) devices
(computers and servers, LED lighting, electric cars), and an increasing part of elec-
tricity supply and generation is of a DC nature (batteries, PV, fuel cells). These DC
supply voltages for modern microprocessors is diving below 1 V for state of the art
integrated circuit (IC) cores [33], but on the other hand, input DC voltage levels in
DC power distribution architectures and DC microgrids are constantly increasing [34].
Both of those application spaces necessitate relying on high-efficiency DC-DC con-
verters and regulators, but the trends move in opposite directions, such that DC-DC
converters are called upon to handle increasingly high input voltage and lower output
voltage, resulting in a higher overall conversion ratio and adding to design complexity.
However, this poses a major challenge in most application spaces: in the case of, e.g.
mobile electronics, simple and efficient DC-DC conversion is crucial for sustaining
battery power, reducing heating, and minimizing overall system volume, weight, and
complexity.
DC-DC voltage converters are a fundamental building block in all power distri-
bution networks (PDN) which are called upon to deliver increasingly higher currents
to ICs with ever increasing power densities. This work explores ways to improve
existing practices in building DC-DC converters by incorporating different materials
and integration techniques.
1.1 Thesis Outline
Chapter 2 of this work presents the background to the topic of DC-DC con-
version, and a current state review of both industry practices and research progress in
those fields. Implication of ongoing efforts to improve DC-DC conversion by adopting
advance integration techniques are discussed. The workhorse of this field, the buck
converter, is presented along with all the required components for realizing the circuit.
Chapter 3 puts the topic of utilizing better-than-silicon devices for power
conversion in the context of the traditional frequency and efficiency tradeoffs. The
gains from using those devices over all-Silicon converters are presented and quantified,
along with an analysis of the implication of improvements to usability of state-of-the-
art integrated inductors.
Chapter 4 describes the design of an integrated CMOS/GaN converter, with
special attention to circuitry that is unique for this kind of integration such as level
shifting, voltage bootstrapping and timing circuit blocks. The face-to-face integration
bonding technique is discussed, the test setup is described, and test results from the
demonstrator prototype are presented.
Chapter 5 gives in-depth description of the challenges involved in integrating
inductors, and presents the fabrication, testing, and results of a proposed new ”core-
clad” inductor structure.
Chapter 6 concludes with summarizing the main findings and results, and






Power supply to active electronic components, namely processors, is provided to by
non-isolated DC-DC converters, through power distribution network. Improvements
to the last stage of voltage conversion has both an impact on the topology of the
entire network, and enables performance improvements through methodologies such
as voltage scaling and sub-package granular power control. Improvements to switch-
mode power supply components, semiconductor switches and inductors, are at the
heart of the effort to reduce their size which allows bringing the converter close to
the processor.
2.2 Electric Power Generation and Transport
For various historical reasons, the vast majority of electrical energy generated and
distributed through the grid around the world is of alternating current (AC) nature,
yet a growing part of the consumption of that energy is of direct current (DC) nature.
Long-distance distribution is preferable through high-voltage lines, and AC-AC volt-
age down-conversion is traditionally simpler, as it requires using only passive reactive
transformers. For those reasons, conversion from the AC grid to a DC consumer is
usually performed from a relatively low voltage (110-230 VAC) and usually for each
consumer or small cluster of consumers individually.
2.2.1 Power Distribution Network
Distribution of electrical energy, at all levels, is preferable through high-voltage low-
current lines to minimize resistive losses, reduce conductors material cost, and ease
thermal management requirements. Voltage down conversion is performed in multiple
steps, adhering to a set of standard intermediate voltages which enables compatibility
across vendors and systems. This multiple step scheme allows the use of higher
voltages in the longer distance parts of the distribution network, thus minimizing I2R
losses. Local distribution to loads is then carried out after multi-step conversions to
low-voltage, high-current short-range distribution lines.
2.2.2 Trends in Power Electronics for DC Consumers
The DC part of power distribution networks has increasingly higher voltage levels.
Widely adopted are 48 V, 18 V, and 12 V DC bus voltage levels, and industry specific
initiatives are aiming to standardize higher voltage (up to 400 V) DC microgrids, for
applications such as server farms and telecom centers, and even light emitting diodes
(LED) lighting systems [34, 35]. At the same time, DC voltage levels for electronic
components are decreasing, and in modern processes are already sub-1V.
Furthermore, many modern applications are mobile in nature (powered by a
battery), and cannot practically connect to the AC grid at all.
Those three trends call for improvements to DC-DC converters, and indeed
significant improvements have been demonstrated in recent years. The availability
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of small and efficient switch-mode DC-DC converters, results in broader adoption of
those converters for tasks that were previously relegated to inefficient linear regulators,
and ultimately drives an interest in further improving those converters, and utilizing
them in other applications.
In many computing applications, Point of Load (PoL) modules perform the
last stage of conversion on board, close to the power consumer (processors, memory,
etc.) Fig 2.1 (a) shows a typical data center server power scheme, utilizing 4 conver-
sion stages [36]. Reducing the number of conversion steps (by increasing individual
conversion ratios) improves overall efficiency significantly; for example, a reduction
shown in Fig 2.1 (b) in a server of three converters to a single converter, allow three
90% efficient (η1 = 0.9) steps to be as efficient as a single 73% efficient (η3 ∼= 0.73)
converter as shown in equation 2.1
η3 = (η1)
3 = 0.93 ∼= 0.73 (2.1)
Figure 2.1: Server power distribution conversion steps.
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2.3 Voltage Regulators and Converters
Linear voltage regulators employ a controlled active semiconductor device to generate
fixed output voltage that remains constant regardless of changes (within specification)
to load and input conditions. Such regulators, however, dissipate all the excess power
as determined by the difference between the input and output voltage levels, and
hence are suitable mainly for low power applications.
Switching regulators achieve the same result by switch-delivering high voltage
power into an energy storage device (inductor or capacitor) and filtering the continu-
ous lower voltage output. In contrary to linear regulators, losses in switching regula-
tors are not inherent to the conversion process, and only arise from non-idealities of
circuit components.
High power consuming components such as computer and server processors use
almost exclusively switch regulators due to their higher efficiency, and the availability
of cheap switch regulators in recent years led to the adoption of those in low-power
applications as well.
2.3.1 Level of Integration
Major benefits can be gained from reducing the number of conversion steps and bring-
ing the converters closer to the consumer. In addition to the reduction in distribution
resistive losses, It allows faster response of the converter to changes in the load, and
allows increased granularity of the network, all of which are crucial for performance
improvements in modern systems [37]. Those benefits determine different level of
integration of voltage converters.
PoL circuits are converters modules in which individually packaged components
are assembled together on a printed circuit board (PCB) or similar substrate that pro-
vides the mechanical and electrical connectivity between the components [38]. Power
6
Figure 2.2: Converter integration level illustration
supply in package (PSiP) are a subset of PoL modules in which all the components
are integrated into a single package.
Power system on chip (PwrSoC) and power management integrated circuits
(PMIC) are an array of solutions in which that last conversion step is package-
integrated with the DC consumer integrated circuit (IC). There are many ways in
which this can be achieved, as shown in figure 2.2. In this figure, 2.2 (a) illustrates
a traditional non-integrated PoL solution, 2.2 (c) illustrates an integrated voltage
regulator (IVR), which is the highest level of integration. 2.2 (b) illustrates one ex-
ample of an intermediate level of integration, where the voltage regulator is built as
an interposer in a stacked assembly, but there are several reports of other means to
achieve such intermediate package-level integration [39–41].
7
Figure 2.3 shows examples of all three level of integration: PoL module, PSiP
module, and IVR.
The level of integration of converter components plays a major role, although
not exclusively, in determining the maximum frequency at which the converter can
operate efficiently. Generally speaking, higher frequency for the converter allows for
improved regulation the output, and allows using smaller components. Maximum
frequency is limited by reduced efficiency due to increased losses of those smaller
components, and losses that are induced by interconnects parasitics [38].
Figure 2.3: Examples of different levels of integration: (a) PoL - Ericsson BMR450
series [1] (b) PSiP - Enpirion (now Altera) EN5364 [2] (c) IVR - Intel Haswell [3]
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2.4 DC-DC Buck Converter
This work focuses on the popular buck converter topology, as illustrated in figure 2.4.
There are several other switch-mode voltage converter topologies such as boost, buck-
boost, and others, that are not covered here but have similar principals of operation
with different properties.
Figure 2.4: Buck converter schematic.
Figure 2.5: Buck converter waveform.
In this converter topology, when the switch state is turned according to the
waveform shown in figure 2.5, the output voltage is proportional to the switching









Where t1 and t2 is the time that the switch is in position 1 and 2 respectively, and
Vo and Vi are the output and input voltages respectively. The switch from figure
2.4 is commonly implemented using semiconductor devices, two transistors Q1, Q2 as
shown in figure 2.6
Figure 2.6: Buck converter implementation [4]
2.4.1 Figures-of-Merit
Several figures-of-merit are used to evaluate converters and compare different imple-
mentations:
• Efficiency: Losses in switch-mode converters arise from non-idealities of the
components that are selected to realize the converter, and various circuit para-
sitics such as interconnects resistance and inductance. Efficiency is defined as
the ratio of power delivered to the load, to the sum of load power and power




• Input voltage (or range), Output voltage (or range) and conversion ratio, which
is the ratio of output voltage to input voltage.
• Output current
• Switching frequency fs
• Output voltage ripple: the inductor, capacitor, and load in figure 2.6 form a
two-pole low-pass filter of the output voltage. Maintaining certain maximum




Multiphase buck topologies are conceptually an array of N number of single-phase
buck converter circuits with the outputs connected together, but with one circuit
controlling all phases in a synchronized manner [42,43]. Figure 2.7 shows an example
of a 2-phase buck converter circuit, which can be similarly extended to any number of
phases. There are three main advantages that can be gained from using a multiphase
topology:
• Output voltage ripple is minimized with the increase of number of phases.
• Higher output current is possible, as load output current is the sum of current
contribution of each phase.
• Inductor core losses due to current saturation can be reduced when using pairs
(or more) of coupled inductors with negative coupling coefficient values [43].
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Figure 2.7: Example of 2-phase buck converter implementation [5]
Major disadvantage of multiphase topology is an increase in circuit complexity,
especially to the controller. Nevertheless, many reports of state-of-the-art converters
(both integrated and converter modules) use more than one phase [44–47].
2.4.3 Transistors Technology
There are two major tradeoffs that influence the selection of transistors for buck
converter. First, there exists a trade-off between maximum input voltage and ON-
resistance that gives rise to conduction power losses. In addition, there exist a tradeoff
between switching frequency and switching losses. Those two topics are discussed in
greater details in chapter 3, but many other aspects have to be considered, such as
transistors size and cost.
Converters with 48 V (or higher) input voltage require high-voltage Silicon
power transistors, that traditionally allow maximum switching frequencies in the few
hundreds of kHz, although the exact switching frequency and supported input volt-
age depends on the choice of switches, including vertical diffusion MOS (VDMOS),
trench MOS, and high-voltage laterally diffused MOS (LDMOS) silicon devices. On
the printed circuit boards (PCBs) or similar substrate, discrete (i.e., individually
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packaged) power transistors serve as the switching elements combined with switch
driver chips, large board-level passive reactive components for energy storage (induc-
tors and capacitors), and controller chips. Larger passive components are required in
order to compensate for the relatively low switching frequencies supported by these
switch technologies.
PoL circuits are traditionally switch-mode, medium-frequency (typically from
100 kHz to 2 MHz), non-isolated DC-DC converters operating at sub-48-V input
voltages. Board-level-integrated or package-integrated designs are commonly used.
PSiP examples can function at frequencies up to 8 MHz but most still operate at <
1 MHz [6]. For those reasons, such converters limit the number of supplies and the
supply transient performance achievable for state-of-the-art computing systems [48].
Fig. 2.8 shows some representative published converter designs that are either board-
integrated or package-integrated, using either VDMOS or LDMOS silicon switches
[6–12].
2.4.4 Fine-Line Transistors vs. Power Transistors
In a Buck converter topology, transistors are required to withstand the entire range of
input voltage. Hence IVR converters, which are recently pursued as replacements for
traditional PoL converters, are limited by the 2.5 V or 3.3 V (if thick-oxide transistors
are employed in the power train) breakdown voltage of fine-line transistors. while PoL
modules that utilize power transistors can convert from higher input voltage (at the
cost of increased losses as mentioned earlier).
For those reasons, converter circuits typically benefit from utilizing a combi-
nation of transistors technologies:
• Fast, low-voltage, fine-line CMOS transistors are ideal to realize the controller,
level shifters, interface, and all other low-power, high-frequency building blocks
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Figure 2.8: Input voltage and frequency ranges of low output voltage regulators
including VDMOS switches [6, 7] LDMOS switches [8–12], or GaN switches [6, 13–
16]. Emerging CMOS IVR solutions allow higher switching frequencies at low input
voltages [3,17,19]. This work is a demonstration of an integrated converter with both
higher input voltage and higher switching frequency using GaN switches.
of the converter
• Larger, high-voltage technology transistors are ideal to realize the switches and
synchronous rectifier, and high-capacity decoupling capacitors (deep trench or
BEOL MIM for example).
In the PoL case this is achieved through mating individually packaged dies,
fabricated in different technologies and packaged individually, on a single PCB to
create interconnects between the components. In the IVR case, the DC consumer
IC fine-line transistors are used to realize all the components of the converter. Some
representative published CMOS IVRs are also noted in Fig. 2.8 [3, 17–19].
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2.4.5 GaN Power Transistors
GaN HEMTs have emerged as a replacement for silicon-based power devices [13, 21,
48–50], outperforming silicon switches with a combination of high breakdown voltages
(up to 600 V), low specific on-resistance (< 0.2mΩ · cm2 [51]), and low gate charge
requirements [52]. Although board-level converters with conversion ratios as high as
400 V : 1 V [46] have been demonstrated with GaN HEMT switches, the inductive
interconnect parasitics in these converters limits achievable switching frequencies to
5-10 MHz [53, 54]. Representative board-integrated GaN-based power converters are
also noted in Fig. 2.8 [13–16].
In GaN HEMTs, Two-dimensional electron gas (2DEG) is formed by the
growth of AlGaN layer on GaN surface, which functions as a high electron mobil-
ity channel between metallic contacts that are etched into the interface and serve
as device source and drain, similar to other field effect transistors (FETs) and LD-
MOS [55]. Although GaN transistors development lags a few decades behind Silicon
transistors, from a performance standpoint, GaN transistors already surpass Silicon
transistors in all aspects combined: lower on-resistance, faster switching speed, and
better thermal conductivity. The advantage of GaN transistors over Silicon tran-
sistors is expected to increase as the technology matures. Production cost of GaN
transistors are already comparable or lower then Silicon [49].
The first developed GaN transistors were depletion mode n-type (normally
open, negative voltage required to turn-off the conduction through the channel) which
is slightly less favorable for power applications, but nowadays there are many reports
of successful fabrication of enhancement-mode transistors, and pairing normally-on
GaN transistor with a normally-off Silicon transistor to form a normally-off cascoded
device [50,56].
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2.5 CMOS Driver for GaN Switches
Figure 2.9: Block diagram of the CMOS/GaN integrated converter
Combining fine-line CMOS transistors circuit to control power transistors is a
common practice [57–60]. An example of an integrated half-bridge converter is shown
in figure 2.9, where everything but the two half-bridge GaN transistors and inductor,
is CMOS circuitry.
Design concepts of both IVRs and CMOS drivers circuits for discrete power
transistors (either MOSFET or GaN), can be adopted for such hybrid converters
with higher level of integration, although adjustments are needed, because present-
day solutions are optimized for different ranges of frequency and different sets of
considerations [61]. PCB-integrated converter, for example, are designed to efficiently
operate at a lower frequency (up to several MHz), and IVRs (with one semiconductor
material and process) are designed to operate with very small inductors and low
conversion ratio. There have been several reports of heterogeneous integration of
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Silicon and GaN transistors [62, 63], but the technology is still not mature enough
(only several CMOS transistors’ integration was demonstrated, rather than a fully
matured circuit) to show significant benefits.
Most digital ICs use CMOS technologies (Complementary MOS, totem-pole
topology) to reduce circuits complexity and circuit static energy consumption [64].
The benefits of the complementary circuit are well worth the additional effort in
creating two types of transistors, negative and positive MOS (NMOS, PMOS). For
power devices however, either Silicon MOSFET or GaN, this is not the case due to
several reasons, and most voltage converters are designed with one type of transistor
realizing all the switches [65,66].
Thus one major challenge in driving power GaN transistors in the half-bridge
is the requirement for the supply of the high-side (HS) driver transistor to the be tied
to the source node of the HS transistor (node Vx in figure 2.9), and level shifting the
controller signals to that floating driver supply domain.
2.5.1 Bootstrapping
Supplying the power for the HS driver is traditionally achieved with a bootstrapping
capacitor and bootstrapping circuit for both PoL [67,68] and IVR [69–72] converters.
The bootstrapping capacitor continually supply the power for the HS driver, and
is usually charged through a bootstrap diode that conducts in part of a cycle of
the converter switching. The size of the capacitor should be designed such that the
voltage droop during one cycle will be negligible. In addition, start-up mechanism




Level shifters for NMOS HS transistor of a half-bridge are usually realized using
an isolation element such as high-voltage transistors [73–76], optocouplers [77], or
inductive coupling [78–81]. Using optocouplers or inductive coupling is impractical
for CMOS-integration, since the isolation elements are not available in this technology
apparatus, and in addition, products and other reports utilizing those methods, are
too slow for the frequency of interest of this converter (> 10MHz). An example of a
monolithic solutions is shown in figure 2.10, which requires at least one high-voltage
transistor to connect the two domains (transistor T3 in this example). Such transistors
are not available in low voltage (LV) CMOS technologies, and in high voltage (HV)
CMOS technologies they are bulky and too slow to support the frequency of interest
of this work.
Capacitive coupling level shifter are less common. In [82] a non-differential
solution is presented, and in [83] a differential capacitive-coupling level shifter (CCLS)
for memory channel erasing circuit is presented. Back-end high voltage natural metal
capacitors are expected to gain interest as the isolation device for high speed level
shifter.
2.6 Inductors
A major challenge in realizing high-efficiency integrated DC-DC converter still re-
mains to demonstrate inductors with high inductance and low losses in the frequency
of interest.
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Figure 2.10: Example of monolithic level shifter requiring one transistor T3 with
breakdown voltage high enough to support full input voltage swing
2.6.1 Introduction
Inductors are a passive-reactive component that store electrical energy in magnetic
field. While every current carrying wire behaves in an inductive way, the term in-
ductor usually refers to the case when this induction is used in an electrical circuit.
2-terminal Inductors are typically characterized by large inductance value, parasitic
resistance value, and negligible capacitance value.
Inductive components have historically suffered from lesser interest in com-
parison to their other electronics components counterparts. In the year of 2004 for
example, China manufactured 120 billion discrete capacitors, 197 billion discrete re-
sistors, and only 7 billion discrete inductors [84]. It seems that similar imbalance
exists in integrated electronics, although statistics confirming it could not be found:
tremendous amount of effort, research, and money have been put towards developing
semiconductor active devices and passive elements such as capacitors, while inductors
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lag behind.
Inductors are an essential part of switch-mode power converters in general,
and half-bridge buck converter in particular, as shown in section 2.4. In this work,
inductors will be considered in this context.
2.6.2 Discrete Inductors
Most discrete (non-integrated) inductors are manufactured by wounding an insulated
conductive wire (usually Copper) around a magnetic core or as a spiral air inductors.
Such component, whether encapsulated and packaged or left exposed, is then usually
integrated in an electric circuit by soldering onto a PCB that serves to interconnect the
various components. Discrete inductors are usually based on a conductive coil, but a
conductive coil is used for many other purposes that are not an inductor (transformers,
electromechanical components, antennas, etc.), although some of them share many
similar principals of operation.
2.6.3 Integration of Inductors
The term integrated inductor usually refers to fabricating an inductor using similar
methods as an integrated IC, which involves depositing and etching patterns of metal
layers and other materials to achieve similar devices, in a way that is compatible with
parallel manufacturing (i.e. wafers with device arrays). To some extent there is an
overlap between this definition, and the requirement for an integrated inductor to be
scaled down to such dimensions that it can be integrated with other IC elements.
The inductance of an inductor is proportional to the volume of the inductor
as shown in equation 2.3.
Lind ∝ Vind (2.3)
Where Lind is inductance and Vind is volume. While discrete inductors with µH values
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are common, integrated inductors usually have nH range of inductance. Including
magnetic materials in the fabrication, results in an enhanced inductor in the same
way that including improved materials enhances both active and passive components,
and in both cases the addition can create new limitations. Most discrete inductors
fabrication techniques such as insulated wire-wounding, and core casting, machining,
sintering, and pressing, are not practical for integrated inductors, hence the effort to
scale down those components and still retain satisfying properties, is more challenging
than simply improving manufacturing techniques.
Since most integrated inductors for power applications are still considerably
larger in size in comparison to other integrated devices, they are usually added to the
upper parts of IC metal stacks, above many layers of transistors, capacitors, resistors
and metal interconnects.
2.6.4 Air-Core Inductors
Most current-day in-use integrated inductors are air-core, i.e. built by patterning
conductor wires (usually in a spiral manner to make a long wire compact [85, 86]),
without magnetic materials. Air-core inductors are well suitable for high frequencies
(hundreds of MHz to several GHz) but suffer from relatively low inductance density,
usually < 100nH/mm2.
2.6.5 Inductors with Magnetic Materials
Soft magnetic materials are added to inductors to achieve significant inductance in-
crease by forming a low reluctance path for the magnetic field. The addition of mag-
netic material usually introduces new limitations such as narrow usable bandwidth,
coercivity, and magnetic loss and saturation, all of which are relevant for converter
performance.
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A comprehensive review of integrated inductors reports was published by Gard-
ner et al [20] and can be seen in figure 2.11.
Figure 2.11: Review of published Si integrated on-chip inductors [20]
Magnetic material films for integrated inductors are comparable in thickness
to the thickest metal depositions in microelectronics in general (several µm), thus
those metals are typically deposited using electroplating [87] or sometimes by sputter-
deposition.
High permeability, low coercivity, high magnetization saturation, and high
resistivity are usually desirable properties for magnetic core material. Electroplated
alloys such as NiFe and CoWP [88] and sputtered alloys such as CoZrTa and FeCo are
frequently reported among many others, as well as electroless plating of alloys [89].
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Integrated inductors can be designed in many structure types such as stripline
[90], solenoid [24], spiral, meander and others, with stripline and solenoid becoming
most common in recent years. In-depth discussion of integrated inductors topologies,
materials, and performance appears in chapter 5.
2.6.6 System Requirements and Practical Considerations
In the context of switch-inductor converters, thin-film integrated inductors with mag-
netic materials have just very recently (last few years) started to demonstrate suffi-
cient performance to support the systems in which they are intended for.
In chapter 5 the performance aspects are presented, but generally speaking,
surveying all recent inductor reports reveals that very rarely an inductors satisfies
all the requirements for efficient power conversion. The most common difficulty is
with inductors that are designed to maximize inductance density, but as a conse-
quence suffer from high resistance (and hence limited Q-factor). Inductors with high
enough Q-factor (at a sufficiently high frequency), usually resemble air-core inductors
in terms of inductance density, and inductors with a more balanced combination of
high inductance and low resistance, usually saturate at a very low DC current.
The key to further improvements, then, lies in the ability to increase the overall
size (volume) of the inductor, while staying within packaging dimensions limitations.
Existing deposition methods struggle to supply the demand for thicker magnetic
layers (> several µm), and at the same time, for higher frequency inductors, the
gains from increasing inductors volume by simply increasing layers thicknesses do
not scale. Many research efforts are focused nowadays on improvements to magnetic
materials to overcome this limitation (examples include higher resistivity materials,
laminations, and higher permeability materials).
In this work we present a structural-topological (”core-clad”) modification con-
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cept that enables volume gain that translates to increased performance without de-
pending on materials improvements. This improved core-clad inductor topology, how-







Gallium Nitride (GaN) high electron mobility transistors (HEMT) are often consid-
ered in recent years to be an excellent technology candidate to replace Silicon and
other types of power transistors, in switch-mode voltage regulators [33,91].
Since higher level of integration allows higher-frequency converter operation, it
is important to estimate how will the overall efficiency of the converter be improved
due to the use of GaN switches, especially in higher frequencies > 10MHz in com-
parison to existing IVR and PoL solutions. Similar calculations for Silicon power
MOSFET devices and or even modules with lower level of integration are often lim-
ited to < 100MHz [92] as limited by interconnects parasitics, but this chapter further
covers losses when improved level of integration will allow GaN converters with high
frequencies.
This chapter discusses the Q-factor requirements for integrated thin film induc-
tors with magnetic material, for high frequency GaN integrated voltage regulators. It
is shown that in contrary to converters utilizing silicon transistors as switches, utiliz-
ing GaN transistors allows pairing many inductors that have been reported in recent
years, to realize high (> 90%) efficient converter.
3.2 Overview of GaN Transistors for Power Appli-
cations
Generally speaking, in the context of switching for power applications, and from a
technical point of view, GaN HEMT transistors surpass Silicon power transistor in all
performance metrics [49]. The combination of high breakdown voltage, high switching
characteristics, and low on-resistance makes GaN transistors suitable to replace other
power switching devices, for improved converter performance and efficiency. Until
a few years ago, however, significantly higher manufacturing costs were the main
barrier for adoption of GaN transistors for everyday applications. The increased
cost was mainly due substrate cost - bulk GaN wafers are prohibitively expensive
to manufacture, and GaN transistors that were manufactured on cheaper SiC or Si
wafers exhibited in the past significantly degraded performance.
GaN transistors development still lags many years behind Silicon (Si) tran-
sistors and even other wide-bandgap (WBG) transistors such as GaAs and SiC. For
that reason, the full improvements that theoretical calculation predict, have not been
demonstrated yet. Nevertheless, GaN transistors are already performing significantly
better than Si transistors which serves as a great motivation to already use those
commercially.
Advances in epitaxial growth of GaN layer on standard Si wafers in recent years,
helped to significantly reduce GaN transistors fabrication costs, while maintaining
better-than-Si performance, and assist in making the fabrication of those transistors
highly compatible with common Si fabrication equipment and methodologies. Other
price reduction methodologies have been proposed as well, such as layer peeling from
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bulk wafer [93] and transfer onto cheaper carrier wafer. For those reasons, the rate
of adoption of GaN power transistors is predicted to increase in the future [33].
There are, however, a few differences that has to be addressed when design-
ing GaN-based converters, as using GaN transistors as a drop-in replacement for
other power devices, usually limits the ability to fully exploit the advantages of those
devices. The following sections discuss those differences.
3.2.1 Breakdown Voltage and On-resistance
In the context of low power, non-isolated voltage converters, high breakdown voltage
can be utilized to realize higher conversion ratio converter, to replace multiple succes-
sive low conversion ratio converters [94], which is an important advantage for power
distribution networks complexity, cost, and reliability.
Higher breakdown voltage, however, comes at an on-resistance cost. Never-
theless, GaN power transistors typically have a breakdown voltage higher then Si
transistors, while still maintaining lower on-resistance [21]. Figure 3.1 shows the
theoretical limitations and report review of various power devices, showing the clear
advantage of GaN transistors over Si and even SiC transistors in this regard.
It is important to mention, however, that building a high input voltage con-
verter, while it could be beneficial in terms of complexity and efficiency, will not
necessarily result in significant converter area/volume reduction, as the switching
transistors still have to be able to support high current, even when in the case of
high ratio converters, that high current is flowing for a significantly shorter period of
time [95]. Transistors utilization is discussed later in this chapter.
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Figure 3.1: Specific on-resistance of various silicon, SiC, and GaN power transistors,
and theoretical limitations [21]
3.2.2 Enhancement versus Depletion Mode
GaN transistors are typically NMOS depletion mode, since the 2DEG layer forms the
conductive drain-source channel in the absence of applied field through the gate, and
applying a negative voltage shuts off the channel and turns off the current (”normally
on”). Depletion mode transistors are less favorable for power application because any
driver malfunction, or delayed start-up will cause shoot-through between the input
supply rails and a catastrophic failure. Several successful fabrication of enhancement
mode GaN structures has been reported, and many commercial products cascode the
normally-on GaN transistor with a normally-off low voltage Silicon transistor, which
controls the conduction of the GaN (such that the structure behaves as a normally-off
transistor). Cascode structures tend to be limited in frequency, hence in this work,
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depletion mode transistors were used, and special care was taken in order to ensure
proper start-up to avoid catastrophic failure.
Since one type of power transistor exists (in our case depletion mode N-type),
totem-pole complementary circuit is not available, and driving the high side (HS)
transistor requires special circuit blocks that are discussed in details in chapter 4.
3.2.3 Switching Frequency
The unity-gain current frequency fT of GaN transistors is typically > 10GHz [96],
well above the frequency of interest for converters. Hence when discussing GaN
switching frequency for converter, and ignoring limitations arising from integration
parasitics, two sources of losses are to be considered:
• Switch losses associated with gate charge and discharge requirements, propor-
tional to V 2GS gate-source voltage, Ciss input capacitance, and fs switching fre-
quency.
• Switch losses associated with drain-source cross over of voltage and current
during turn-on and turn-off, proportional to VDS,max drain-source voltage (also
input voltage), ID,max transistor current, tturn−on or tturn−off the turn-on or
turn-off time, and fs switching frequency [97]. For high conversion ratio, low
current converters, cross over losses are negligible in comparison to gate charge
related losses [52].
3.2.4 Other Properties
GaN HEMTs are lateral devices, similar to Silicon lateral diffusion metal oxide semi-
conductor (LDMOS) which makes them more suitable for large-scale integration in
comparison to vertical devices, and also allows to either thin the transistor dies or
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fabricate the transistors on a relatively thin GaN layer, grown on other substrate (Si
and SiC are commonly used).
The threshold voltage Vth of GaN transistors is several volts, always < 5V ,
depending on the specific device structure [98]. Figure 3.2 shows trade-off between
maximum ON current and threshold voltage in different devices reported in the lit-
erature [22].
Figure 3.2: review of maximum ON current and threshold voltage in different devices
reported in the literature [22]
3.3 Efficiency Considerations of GaN Converters
3.3.1 Switches Losses
The resistance of the transistor channel in the ON state gives rise to conduction losses










is the average current through the transistor in the ON state
(also equal to half Imax the maximum current, when the converter is operating at
discontinuous conduction mode (DCM) or on the DCM/continuous conduction mode
(CCM) boundary as described in subsection 3.4), RDS(on) is the transistor on-state
resistance, assumed to be the same for high-side and low-side switches in a half-bridge
topology, and N is the number of converter phases.
The charge required to turn the transistor ON or OFF and the voltage across
the gate-source node of the transistor gives rise to switching loss which is proportional
to the switching frequency as shown in Equation 3.2
Psw = V
2
GS · Ciss · fs ·N (3.2)
Where VGS is the transistor gate drive voltage, Ciss = CGS + CGD is the
transistor total input (gate) capacitance, fs is the switching frequency, and N is the
number of phases of the converter.
Load power is defined as Pload = Iload · Vload where Iload is the load average
current and Vload is the load average voltage (in steady-state, voltage and current
ripples can be neglected), and the efficiency of the converter considering only Pcond
and Psw losses from Eq. 3.1 and Eq. 3.2 is defined in equation 3.3
ηsw =
Pload
Pload + Pcond + Psw
(3.3)
3.3.2 GaN HEMTs versus Si LDMOS
Table 3.1 defines the specifications for the converter designed in this work. Power-
train-switch transistor parameters are also shown in Table 3.2 for both the GaN
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Number of phases N 8
Conversion ratio D 0.125




Table 3.1: Design point goals for the GaN/CMOS buck converter prototype used for
the efficiency analysis of section 3.3.1
GaN On-state resistance Ron 3.47Ω ·mm
Input capacitance Ciss 0.195pF/mm
Si LDMOS On-state resistance Ron 9.07Ω ·mm
Input capacitance Ciss 2.16pF/mm
Table 3.2: GaN and Si LDMOS transistor switch loss parameters used for the ef-
ficiency analysis in section 3.3.1. GaN values are derived from measurements of
the fabricated GaN die employed here. Silicon values are derived from typical 36-V
0.13µm LDMOS transistor model.
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HEMTs used in this work and typical 36-V LDMOS devices to be used as a point
of comparison. The channel length for the GaN HEMTs is 150 nm, while for the
LDMOS it is 800 nm. Fig. 3.3 shows the maximum achievable efficiency as a func-
tion of switching frequency for a converter meeting these specifications using either
GaN HEMT or LDMOS switches. In both cases, we choose transistor widths such
that Pcond + Psw is minimized with the resulting switch widths noted in Fig. 3.3.
The inferior switching performance of the LDMOS devices makes these devices very
inefficient at the high switching frequencies characteristic of IVRs. In this compari-
son, it is important to note that the LDMOS transistors are rated for a breakdown
voltage of only 36 V, while the GaN transistors employed here have a considerably
higher breakdown voltage. In these GaN devices, lower breakdown voltage could have
been traded off for even lower on-resistance, for example, by engineering the level of
carbon-doping of the GaN buffer layers [99]. Fig. 3.3 shows the clear advantage
of GaN over Si, especially in high frequency. Similar analysis in [100] have reached
similar conclusion.
While transistors widths can be chosen to maximize efficiency as shown in Fig.
3.3, additional considerations go into the determination of switch sizing in practice. In
particular, one can define the switch utilization (U) as the ratio of the average current
delivered to the load through the transistor (ID,avg) to the transistor’s maximum
saturated drain current (ID,sat), U = ID,avg/ID,sat [65]. In addition, the conversion
ratio (D) is proportional to the ratio of ID,avg to the maximum current that the
transistor is required to provide under all converter operation conditions (ID,max),
D ∝ ID,avg/ID,max = U · (ID,sat/ID,max) [95]. Maximizing U for a given D requires
setting ID,sat = ID,max. In this work, we set ID,max ∼= 0.42 · ID,sat, resulting in
transistors width of 3.15 mm and converter power density of 0.55 W/mm2. These
transistor widths limit the achievable converter efficiency due to switches losses to
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Figure 3.3: Maximum achievable efficiency considering switches losses only, for volt-
age converter utilizing GaN transistors, and voltage converter utilizing Si LDMOS
transistors with parameters defined in table 3.1, considering transistors parameters
as defined in table 3.2. Data points labels denote width in mm in which the efficiency
was achieved
approximately 82% (at 40MHz switching frequency) as noted on Fig. 3.3. At the
optimal width of 52 mm, where the converter efficiency could be as high as 97%, the
output power density would be only 0.034 W/mm2 with a U of only 0.028.
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3.4 Inductor Requirements for Efficient Converter
3.4.1 Inductor Losses
Converter efficiency due to inductors loss is shown in equation 3.4
ηind =
Pload
Pload + PCu DC loss + PCu AC loss + Pcore loss
(3.4)
Where PCu DC loss is the power loss associated with DC copper resistance of the
inductor, PCu AC loss is the AC power loss due to skin effect in the copper windings,
and Pcore loss is the AC power loss due to eddy currents and skin effect in the inductor
core.
Assuming that peak inductor Q-factor is achieved when core loss is equal to
copper DC loss, and that copper AC loss in negligible at that frequency range, equa-
tion 3.4 can be reduced as shown in equation 3.5
ηind =
Pload
Pload + 2 · I2o ·RL ·N
(3.5)
Where RL is the equivalent series resistance (ESR) of the inductor.
Minimum inductor inductance value is shown in equation 3.6 and is determined




· (Vin − Vo)
2 · Io · fs ·N
(3.6)
Where Vo and Vin are the output and input voltages of the converter respec-
tively, Io is one phase output current as defined in equation 3.1, fs is the frequency
of the converter.
Targeting > 90% overall efficiency (considering both switches and inductor







2 · I2o ·N
(3.7)
Where η′ind = 0.9/ηsw is the efficiency headroom left for ηind such that ηind ·
ηsw = 0.9 (overall efficiency is 90%).
The requirement for minimum Q-factor Qmin is derived in equation 3.8 from
equation 3.6 and equation 3.7
Qmin =




Figure 3.4 shows a comparison of the requirement for Qmin with a Q values from a
survey of reports of relevant inductors in the frequency range of interest [20,23–31].
It is important to emphasize that many state-of-the-art inductors show high
enough Q-factor to make them suitable for such > 90% efficient GaN converter;
similar analysis in [23] have shown that an IVR utilizing Si CMOS switches utilizing
those inductors cannot reach > 90% efficiency, emphasizing the advantage in adopting
GaN transistors.
Calculations in [101] have also shown that an increase in converter efficiency
and the use of wide-bandgap semiconductor is necessary to support power conversion
performance improvements.
Simulation performed in [102] with data from commercially available power
MOSFET and GaN transistors, similarly conclude that even at a relatively low fre-
quency of 5MHz, utilizing GaN switches offers a clear efficiency advantage.
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Figure 3.4: Comparison of required inductor Qmin for the hybrid CMOS/GaN con-
verter to achieve 90% efficiency considering switches and inductor losses, with Q






This work presents a 40-MHz hybrid CMOS/GaN integrated multiphase DC-DC
switched inductor buck converter with maximum-20V input voltage. The half-bridge
switches are realized using lateral AlGaN/GaN HEMTs, while the drivers and other
circuitry are implemented in standard 180 − nm CMOS. The interface between the
CMOS and GaN dice is achieved through face-to-face Au-Au thermo-compressive
bonding, reducing inductive parasitics for the connection to less than 15 pH. A ca-
pacitively coupled level shifter provides the gate drive for the high-side GaN switch
using 5-V CMOS devices. The converter demonstrates 76% efficiency for 8V:1V con-
version and over 60% efficiency for conversion ratios up to 16:1.
Figure 2.8 in Section 2.4.3 shows how this work with higher input voltage
and higher frequency compares with present day converters including PoL and IVR
solutions.
4.2 GaN Transistors
Sixteen depletion mode AlGaN/GaN multi-fingered HEMTs were fabricated on a
single 1mm by 2mm chiplet with 150nm/3.15mm gate length/width. The epitaxial
structure as shown in figure 4.1 was grown on a 200mm Si substrate. The individual
transistors are isolated through mesa etching and feature Ti/Al/Ni/Au source-drain
ohmic contacts with a Ni/Au Schottky contact gates. Plasma-enhanced chemical
vapor deposited (PECVD) Silicon nitride serves as the passivation layer. A Ti/Al
layer serves to provide both the multi-finger interconnects and the bonding pads. A
single device displays an approximate Cg of 2.6nF/cm
2 and maximum Ron of 1.4Ω.
Figure 4.2 shows a sample I − V curve of the fabricated transistors.
Figure 4.1: Structure of the fabricated GaN transistors
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Figure 4.2: Sample I − V curve of the GaN transistors fabricated for the hybrid
converter
4.3 Face-to-Face Bonding
The die attach process used to mate the GaN chiplet to the CMOS die involves two
steps. First, target aluminum pads on the 2× 4mm CMOS chip are thermosonically
bonded with Au bumps. Then, dual-heated 260◦C Au-Au thermocompression face-
bonding is used to form the contacts to matching Au finished pads on the smaller
1×2mm GaN die, as illustrated in figure 4.3. An image of an assembled converter can
be seen in Fig. 4.4. The Au bumping process takes place just before the face-to-face
bonding is performed, and on a CMOS die that was already wirebonded to a BGA
laminate for testing and verification of functionality (but not encapsulated of course).
Dicing the 1.15mm thick Si wafer with grown GaN and fabricated transistors, into
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1mm × 2mm dies proved to be challenging. Only 1.1mm deep cuts were diced by
the dicing saw, such that the dies are suspended by a 50µm thin layer at the bottom
side of the wafer. The dies were later separated by applying gentle force (by hand)
to break the thin 50µm bottom residue layer that held the dies together.
Figure 4.3: Illustration of the face-bonding of GaN chiplet to CMOS chip
Au Bumping was performed using a Kulicke & Soffa 8028 PPS automated
Au wirebonder, with 0.9mil gold wire. The bumps are formed by thermosonically
compressing an Au ball onto the CMOS chip Al pads. The bumps dimensions are
50µm to 55µm of base diameter, 30.5µm neck diameter, and 38um total height. A
microscope image of a bumped CMOS die can be seen in figure 4.5.
Face-to-face bonding was performed using Finetech FINEPLACER Lambda
die bonder. Heated 1mm (W) × 0.8mm (H) pickup tool is used to align the GaN
die, and perform the thermocompressive bonding. Both the pickup tool and the
die (through the stage) were gradually and simultaneously heated to 260◦C while a
pressure of 417mN/bump is applied (full die has 16 transistors with 3 bumps each,
total of 48 bumps) during the entire duration of the heating process. The pressure was
calibrated such that the necks of the bumps are coined and increase in diameter, but
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Figure 4.4: Image of assembled hybrid converter of GaN chiplet on CMOS die
never exceed the maximum bump base diameter of 55µm. The pads of the GaN chiplet
were finished with a thin layer of evaporated gold, which allowed avoiding oxidation
in the process, and low melting temperature metal to form eutectic bonds [40].
The quality of the face-to-face bonding process was determined using dummy
dies with metal pads and traces patterned similarly to the real CMOS and GaN dies.
Pull test was performed by pushing the top die sideways until the bonded die detaches
(destructive), which served for mechanical varification of bond formation. 46-bumps
and 2-bumps daisy chains with patterned 150µm pitched GSG RF probe landing pads
were used to measure the properties of the bonds. The resistance was measured to
be about 50mΩ/bond.
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Figure 4.5: CMOS die, wirebonded to BGA laminate, and bumped prior to face-to-
face bonding
4.4 CMOS Circuit Design
The circuit topology for this hybrid GaN/CMOS converter is shown in Fig. 4.6.
A variable synchronous pulse-width-modulated (PWM) signal generation block is
implemented to create eight evenly-distributed phase-shifted signals for the eight
converter phases (Fig. 4.15). An adjustable dead-time (Fig. 4.16) delay module
allows for fine-tuning adjustment of the duty cycle and of the dead-time between
the high-side (HS) switch and low-side (LS) switch turn-on times (minimizing shoot-
through current in the half-bridge). The half-bridge conversion ratio is set through
off-chip control of the digital PWM lines and the dead-time module analog lines.
4.4.1 Gate Driver, and Bootstrapping
Driving the depletion-mode n-type GaN HEMTs from 5-V tolerant CMOS devices is a
key design consideration. The high-side (HS) switch driving circuitry needs to follow
the source of the HS GaN switch, which is tied to the switching node VX as shown in
Fig. 4.6 (inset). This node alternates between 0-V and the ground-referenced 20-V
input voltage at the system switching frequency.
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Figure 4.6: Overall block diagram of the converter. Inset: half-bridge block diagram
with drivers supply voltages annotated and capacitively coupled level-shifters.
To address this, a floating bootstrapping capacitor CB is used to provide the
Vdrive supply for the HS gate-driver. The bootstrapping capacitor and circuit are
shown in Fig. 4.7. When VX is pulled up to the converter input voltage by the
HS switch, the diode turns on to charge CB from the switching node itself. The
diode and bootstrapping capacitor value (10 pF) are designed such that, in steady
state, the voltage over CB remains at Vdrive and the voltage droop during a single
switching cycle is negligible. Since charging the bootstrap capacitor occurs only after
the converter begins switching, startup charging is accomplished with a small leakage
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Figure 4.7: Circuit of the HS NMOS GaN transistor driver, with bootstrapping circuit
(top inset) and gate driver power train (bottom inset).
resistor. Shunt regulators prevent the floating voltage domain from charging up to
voltages higher than 5 V, preventing catastrophic failure if the converter does not
start switching immediately upon power-up.
4.4.2 Capacitive Coupling Level Shifter
Key to interfacing CMOS to high-voltage GaN devices is the challenge in level-shifting
the 0 V to 1.8 V controller signals to a range where they will be able to control the gate-
drivers in the floating supply domains, as shown in Fig. 4.6 (inset). Referenced to the
system ground, the HS driver supply transitions between −Vdrive and 0 V (when VX =
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0V ) and 20V − Vdrive and 20 V (when VX = 20V , the input voltage) synchronously
with VX . The LS driver operates between −Vdrive and 0 V, utilizing the same level
shifter for HS/LS symmetry. Fig. 4.8 shows the level shifter circuit, highlighting the
pre-coupling fixed supply domains (left) and post-coupling floating supply domain
(right), isolated through identical high-voltage-tolerant coupling capacitors CI .
Figure 4.8: Block diagram of the capacitive-coupling-isolated level shifter.
4.4.3 Pre- and Post- Coupling Circuits
The level shifting is performed in stages. First, in the pre-coupling fixed domain (Fig.
4.9), the 0-V-to-1.8-V signal is converted to a 0-V-to-5-V signal using a standard
cascode voltage switch logic (CVSL) level shifter. This resulting signal is buffered
and driven across the isolation capacitors CI , producing differential voltage pulses on
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Figure 4.9: Detailed circuit of the pre- coupling capacitors part of the level-shifter,
with fixed voltage domains
Figure 4.10: Detailed schematic of post- coupling circuit latch and buffers
latch nodes D1, D2 in the floating supply domain (Fig. 4.10) of magnitude Vpulse,cc
(Eq. 4.1)




where CI is the capacitance of the isolation capacitors and CD is the capacitance of
node D1 or D2. The latch switches appropriately when the amplitude of the pulse is





shown in Fig. 4.11(a).
4.4.4 Coupling Capacitance and False Triggers
Figure 4.11: Capacitive-coupled-isolated level shifter latch nodes responses. (a) cor-
rect switching for CI = 82fF . (b) failure for CI = 56fF .
For the HS level-shifter, common-mode pulses are also induced on D1 and
D2 upon transitions of VX as shown in Fig. 4.12(a). In addition to common-mode
rejection at the latch, additional logic and an additional latch, shown in Fig. 4.14,
serve to further reject those false trigger (FT) events.
In order to tolerate 20 V, the CI are implemented using back-end vertical
natural capacitors (VNCAP) with a nominal CI = 82fF , which unfortunately proved
to have a die-to-die 3σ variability of 31%. This affects proper switching of the level-
shifter latch. Fig. 4.11(b) demonstrates failure for CI = 56fF which results in the
3σ worst-case magnitude of Cpulsecc, which is of insufficient magnitude to switch the
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Figure 4.12: Capacitive-coupling-isolated level shifter latch nodes responses (a) FT
Trecovery for CI = 82fF . (b) FT increased Trecovery failure for CI = 164fF
latch. Increasing the nominal design value of CI is a possible way to overcome these
shortcomings, but increasing CI also increases Trecovery, the time it takes the nodes D1
and D2 to recover from an FT event, which limits the maximum practical operating
frequency of the level shifter and, consequently, the overall switching frequency of
the converter. Fig. 4.12(b) shows an excessive long Trecovery in the case that CI is
increased to CI = 164fF . At this value of CI , the switching frequency of the 12:1
converter is limited to fmax = 1/(D ·TS,min) ∼= 10MHz, since TS,min is required to be
greater than Trecovery ∼= 8nsec.
Vdrive can be reduced to help with latch switching at lower than expected values
of CI , effectively lowering the latch switch point. However, this increases latency
through the level shifter, reducing the achievable switching frequencies. In addition,
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since Vdrive is also used for the gate drivers, lowering it reduces the turn-off voltage
for the GaN switches, leading to increased off-state leakage currents in the switches.
4.4.5 Timing Circuits
Figure 4.13: PWM block diagram (top) with external clock input selection, external
or autonomous feed. DCDL block diagram (bottom)
Figure 4.14: Detailed schematic of post- coupling circuit faulty condition pass gate,
latch, and buffers
A variable synchronous PWM signal generation block is implemented (Fig.
4.13) using eight identical digitally-controlled delay line (DCDL) elements. Each
DCDL includes a four-bit fine-delay element (10-nsec maximum delay, 500-psec res-
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olution) and an eight-bit coarse-delay element (1-µsec maximum delay, 4-nsec res-
olution), enabling switching-frequency operation in the range between 1MHz and
200MHz. Current-starved buffers similar to the circuit described in [103, 104] serve
as fine-delay elements, and minimum-sized buffers with sized capacitive loads serve
to realize the coarse element as shown in Fig. 4.15.
4.4.6 8-Phase PWM Generator
Figure 4.15: Coarse delay element (left) with 8-bit weighted capacitor-loaded buffers,
and current-starved 4-bit fine delay element (right)
An adjustable dead-time (Fig. 4.16) delay module allows for fine-tuning ad-
justment of the duty cycle and of the dead-time between the high-side (HS) switch
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Figure 4.16: Adjustable delay module (top) sets the dead-time between the ON state
of the HS and LS transistors to minimize shoot-through, with simulation result (bot-
tom)
and low-side (LS) switch turn-on times (minimizing shoot-through current in the
half-bridge). Detailed response is shown in Fig. 4.17.
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CMOS dies were attached to a 272-ball grid array (BGA) laminate using LOCTITE
(now Henkel) 3609 Chipbonder epoxy adhesive, and wirebonded using the same Au-
Au ball wirebonder and materials as described in section 4.3 for the Au bumping.
Reverse-bonded stand-off-stitch bonds (SSB) wirebonding profile was chosen to im-
prove current-carrying capability of bonds and alleviate difficulties in bonding yield
on the laminate side. Table 4.1 shows a breakdown of the I/O pads functions of the
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Pins count Direction Pins purpose
8 I 20V input supply, ground, and −Vdrive LS supply
8 O Converter output (8 phases)
16 I/O Floating HS Vdrive supplies
4 I 1.8V Analog supply
4 I Analog inputs
3 I 5V Digital supply
4 I 1.8V Digital supply
14 I DCDL code
8 I/O OUTP
3 I Miscellaneous digital controls
1 O Miscellaneous digital controls
Table 4.1: Breakdown of chip I/O pads by purpose
74 wirebonds that interface the chip.
4.5.2 Printed Circuit Board
FR-4 printed circuit board (PCB) was designed to support chip tests, with 4 layers:
Top, layer 2, layer 3, Bottom. In contrary to most PCB designs where two buried
layers (layers 2,3) are serving as ground and supply planes respectively, here the
”signal of interest” is a power signal. hence while layer 2 still serves as a global
ground plane, Top layer serves as a supply plane, for both chip power, and converter
input and output. layer 3 is used for general routing purposes (not a plane). The
PCB was populated by hand and using PDR IR-D3 BGA rework station for grid
array parts. Figure 4.18 shows the assembled test board.
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Figure 4.18: Assembled printed circuit board (PCB) of the prototype hybrid chip test
setup
4.5.3 FPGA and PC Interface
For computer interface and digital I/O functionality, Opal Kelly field programmable
gate array (FPGA) board model XEM6010-LX45 was incorporated through Samtech
board-to-board expansion connectors onto the test PCB. The Opal Kelly board in-
cludes a Xilinx Spartan-6 FPGA, USB interface, and a multi-output PLL [105]. Fig-
ure 4.19 shows the computer user interface (UI) of the FrontPanel program that
controls the operation of the FPGA.
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Figure 4.19: User interface for the prototype hybrid chip test setup
4.5.4 Analog I/O
Analog Devices DAC model AD5686R was incorporated on the PCB to supply the
analog inputs of the converter prototype. The DAC is quad-output 16-bit resolution
with internal reference source and SPI interface [106]. The analog supply is 3.3V and
the maximum offset error is ±1.5mV .
4.5.5 Load
BK Precision programmable DC electronic load model 8500 was used for the majority
of the tests. Some of the tests were performed using 0.25W low precision discrete
film resistors.
4.5.6 Other Electronic Test Equipment
Power was supplied to the board using Agilent E3646A, and Hewlett Packard 3610A.
Data was captured, analyzed, and recorded with mixed-signal oscilloscope Agilent
Technologies MSO6034A.
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1 2 3 4
Vin 12 V 8 V 20 V 16 V
Vout 1 V 1 V 2.5 V 1 V
Conversion ratio D 12:1 8:1 8:1 16:1
Frequency 40 MHz 40 MHz 40 MHz 20 MHz
# of phases 3 phases 3 phases 1 phase 7 phases
Max load current 204mA 198mA 30mA 825mA
Max efficiency 68% at 50mA 76% at 51mA 65% at 51mA 62% at 104mA
Vdrive > 3.5V > 3.5V =5 V > 2.5V
Table 4.2: Summary of converter results from four different combinations of conver-
sion conditions
4.6 Experimental Results
CMOS and GaN dies were tested individually before assembly. GaN device yield
combined with CI-variability issues in the level-shifter prevented certain phases from
being functional, depending on operating conditions. Missing or disconnected gate
fingers constituted the biggest yield detractor for the GaN chiplets. Each GaN chiplet
has 16 transistors (HS and LS for each of eight phases) and each transistor has 18 gate
fingers a total of 288 gate fingers. Since the transistors are depletion mode, a faulty
gate finger results in a normally-on channel, shorting the input rails under regular
converter switching conditions, making that phase of the converter inoperable.
Table 4.2 shows a summary of measurements results from four different com-
binations of input and output voltages, switching frequencies, number of converter
phases, and Vdrive values. If CI-variability was too high for a specific level-shifter to
function correctly with the default Vdrive value of 5 V, Vdrive is reduced until level-
shifter functionality is restored. In many cases, the required Vdrive was substantially
lower than 5 V as noted in Table 2. For Measurement 4, this drove the switching
frequency down to 20 MHz.
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Fig. 4.20 shows the efficiency as a function of output load current for a three-
phase configuration operating at a switching frequency of 40 MHz and the conditions
noted in Table 4.2 for Measurements 1 and 2. 76% efficiency is demonstrated for
8V:1V conversion and 68% for 16V:1V as shown in Fig. 4.20 for load currents in
excess of 25 mA. Lower efficiencies are achieved for load currents below 25 mA as
losses that do not scale with load current (such as dynamic switching losses) dominate.
Fig. 4.21 shows the per-phase converter efficiency as a function of output load current
per phase for all four measurements conditions noted in Table 4.2. Efficiencies all drop
off substantially for per-phase load currents less than approximately 8 mA.
Figure 4.20: Converter efficiency as a function of output load current for three-phase,
40-MHz operation at the conditions noted as Measurements 1 and 2 in Table 4.2.
Error bars represent invalidity due to instruments inaccuracy and measurement noise.
The peak measured power density is 0.55W/mm2. Overall CMOS propagation
delay, from the PWM output to GaN gate input, including dead time, was measured
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Figure 4.21: Per-phase converter efficiency as a function of output load current per
phase for all four measurements conditions noted in Table 4.2. Error bars represent
invalidity due to instruments inaccuracy and measurement noise.
to be 3.8nsec (4.8nsec) for low-to-high (high-to-low) transitions (Fig. 4.22), signifi-
cantly faster than a representative prior design using GaN devices and CMOS gate
drivers [70] for which these delays were on the order of 8.2nsec (9.7nsec). Such low
propagation delay time improves efficiency due to faster switching characteristics and
allows lower D ·TS values to be achieved, which is necessary in order to achieve higher
conversion ratios.
4.7 Heterogeneous Integration
While the converter reported here shows promising results in terms of frequency
(40MHz), further significant improvements could be achieved with further increase
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Figure 4.22: Propagation delay of the gate driver circuitry TPLH (top) and TPHL
(bottom)
to integration level (through further reduction in interconnects parasitics) [107]. The
converter designed here, is compatible with heterogeneous integration of CMOS and
GaN transistors. The proposed method of such integration is to grow GaN ”windows”
of 150µm × 150µm inside wells in a silicon on insulator (SOI) wafer [108], and to
fabricate both technologies’ transistors such that they share the same front-end, with
shared back-end metallization stack. Figure 4.23 shows some details from a tape-out
of a 2cm × 2cm dies that were tiled on an 8” wafer, of various size GaN windows
(50µm to 500µm windows were considered before 150µm was chosen) and to evaluate
the influence of process alteration (for both technologies to share the FEOL) on
both GaN and CMOS transistors. Further other tests that were added include Hall
measurement, transistors’ influence on proximity to the edge of the window, RF
transistors performance, and windows density influence.
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Figure 4.23: GaN windows test sites mask, including various measurements sites,
windows density influence, and alignment marks.
The BEOL metal stack of the chip, from the first CA via all the way up, is
shared by both technologies, hence allowing a significantly reduced parasitics, to the
same order of any silicon interconnects level. Figure 4.23 shows the cad layout of one
phase of the converter, where the driver circuitry and the GaN transistors co-reside
on the FEOL. Design kits for CMOS 45nm technology IBM 12OSOI (now GFUS
12SOI) with max-1.8V transistors, and for CMOS 180nm technology IBM 7HV (now
GFUS 7HV) with max-5V transistors were altered to support the additional required
layers for GaN fabrication.
One advantage of such heterogeneous integration besides reduced interconnects
parasitics, is the ability to access the drain and source of the GaN transistor efficiently.
GaN transistors are lateral devices (all the contacts are on the same side of the die)
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Figure 4.24: Heterogeneously integrated CMOS driver with GaN transistors
and in a multifingered transistor, which is necessary to achieve mm scale devices in
a small area, one metal layer is not sufficient to access all gate source and drain of
the transistors. Discrete GaN power transistors use methods such as ”air bridge” [96]
to alleviate the problem. The use of a fully developed BEOL metal stack allows
contacting all the ports of the transistor by traditional metal-via-metal methodology.
Lastly, it should be mentioned that from a technology point of view, all three
technologies can be integrated together: GaN, CMOS, and magnetic inductors. Some
of the inductors design in chapter 5 are ”I/O conscious” in a sense that they can co-
exist with C4 flip-chip interconnects at the surface of the chip (last BEOL layers).
Such integration requires major modification to production lines and mictoelectronics







5.1 Integrated Inductors for Power Applications
For a switch mode voltage converter, minimum required inductor value is inversely







Where Lmin is the minimum required inductance of the inductor, V is the voltage





Figure 5.1 shows the inductance-frequency tradeoff; non-integrated converters
use high-inductance (µH range), low frequency (< 1MHz) discrete inductors. High
frequency integrated voltage regulators (IVR) and RF applications use low-inductance
(several nH) high frequency (> 100MHz) integrated spiral air-core inductors.
Incorporating magnetic materials into inductors is necessary to increase induc-
tance density from < 100nH/mm2 for spiral air-core inductors, to > 1000nH/mm2,
Figure 5.1: Inductance requirement for switch-mode converter
such that they can be paired with IVRs and support current densities or state-of-the-
art ICs as discussed in chapter 2.
The first commercial product to include an IVR with integrated inductors,
the Intel Haswell processor, has an abundance of space (7.2mm2) for large air-core
inductors, and was switching at a high enough frequency (140MHz) such that several
nH of inductors did suffice [3], and magnetic material was not added to the inductors.
Another example of a 170MHz converter using only 2nH air-core inductor can be
found here [19].
But in many cases a slightly lower frequency in the range 20MHz to 100MHz
is desirable. For example, when transistors switching losses become unacceptable
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and severely degrade the efficiency (as shown in Chapter 3) or when the frequency is
limited by losses that arise from interconnect parasitics.
In both those cases the addition of magnetic material is necessary in order
to scale the inductor to dimensions that are size compatible with small ICs. And
indeed, many development efforts of inductors for switch mode voltage regulators
are targeting that intermediate frequency range, and not only the higher range of
100MHz to 200MHz. This might be, in addition, due to conservatism in the field,
and the difficulty to transition directly from a 2MHz to 200MHz converters.
But in both cases, the higher the inductance gain that the addition of magnetic
material provides, the worse the inductor will behave in higher frequency as shown
in the following sections.
This is the reason that structural enhancements and improvements to high
frequency performance of magnetic materials is so cordial to high frequency voltage
regulators in general, and to the realization of IVRs in particular.
5.1.1 Inductors with Magnetics
Adding magnetic material to an inductor increases inductance by providing a low re-
luctance path for the magnetic flux. The inductance of inductor with magnetic core
can be expressed as LMC = LAC + ∆L the sum of air-core inductance of the same in-
ductor LAC and the contribution of the magnetic material ∆L. For discrete inductors
at low frequencies, ∆L is proportional to LAC through the relative permeability µrel
of core material ∆L = µrel ·LAC . For integrated inductors, the path of magnetic flux
closure in the core is significantly less effective such that ∆L/LAC << µrel. At higher
frequencies, generally above 1MHz, two independent processes limit the usability of
the inductor: reduction of inductance, and magnetic core related losses. It is useful
to consider the Q-factor of the inductor as a figure of merit representing the ratio of
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energy storage capability to losses with respect to frequency, as shown in equation
5.2
QMC = ω ·
LAC + ∆L





Where QMC is the Q-factor of the inductor with magnetic core, LAC is the air-core in-
duction, ∆L is the induction addition due to the addition of magnetic material, RAC
is the air-core DC resistance, and µ
′
µ′′
is the magnetic loss tangent of the magnetic
material [110]. While the Q-factor of an air-core inductor increases monotonically
with frequency up to the self resonant frequency, for magnetic core inductor the Q-
factor peaks at a certain frequency, as shown in figure 5.2 which also shows Q-factor
measurements results of inductors with varying levels of ∆L/LAC . It is important to
note that the frequency at which maximum Q-factor is achieved is inversely propor-
tional to ∆L/LAC which represents the inductance increase due to the incorporation
of magnetic material.
Figure 5.2: Q-factor versus frequency for various ∆L/LAC values
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5.1.2 Magnetic Core Losses
The discussion in subsection 5.1.1 lacks an explanation of physical phenomena that
results in those high frequency effects on an inductor with magnetic material. Induc-
tance reduction at high frequency is associated mostly with skin effect in the magnetic
material. Equation 5.3 shows that the skin depth in the core is inversely proportional
to frequency, such that at higher frequency the magnetic flux does not penetrate
deeper (to first order approximation) than the skin depth, effectively limiting the
useful volume of magnetic material through a limitation on the effective thickness
that participates in the formation of the low reluctance path for the magnetic flux.
δ =
1√
π · σ · µrel · µ0 · fs
(5.3)
Where δ is the skin-depth (in m), σ is the conductivity of the magnetic mate-
rial, µrel is the relative permeability of the magnetic material, µ0 is vacuum perme-
ability, and fs is the frequency of interest (switching frequency for converters). Three
effects contribute to magnetic core losses: hysteresis loss, eddy currents loss, and
ferromagnetic resonance loss. Eddy currents loss is dominant at the frequency of in-
terest for integrated inductors, and equation 5.4 shows the relation to the dimensions
of magnetic material and the resistivity.
Ploss,eddy ∝ f 2s , d, σ (5.4)
Where Ploss,eddy is the power loss due to eddy currents, fs is the frequency of interest,
d is the smallest dimension (thickness usually) of the magnetic material, and σ is the
conductivity of the magnetic material.
Another source of loss is current saturation in the core [111]. Generally speak-
ing, current through the inductor induce magnetic field B in the magnetic core, which
result in magnetizing field H . The B-H loop of any magnetic material, show a finite
B saturation, such that increasing the intensity of H field above a certain level, no
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longer results in increase in B field intensity. This can be easily seen for example in
figure 5.11 where above approximately 300mA the core saturates and the inductor
measures, basically, zero inductance.
Lastly, another source of loss is the alignment of the magnetic flux to the
induced anisotropy in the core. Aligning the magnetic flux with the hard-axis (HA)
of the magnetic material results in improved behavior, since in higher frequencies in
the HA the magnetization is dominated by coherent (domain) rotation while in the
easy-axis (EA) it is dominated by domain-walls motion [112].
5.2 Improvements to Magnetic Inductors
Improvements to inductors with magnetic core to make them better suitable for power
applications are usually divided into two categories - core material improvements, and
inductor structural improvements.
5.2.1 Core Material Improvements
The fundamental requirement for core material is high relative permeability and low
coercivity. From equations 5.4 and 5.2 it can be seen that increasing magnetic material
resistivity if beneficial in terms of both the reduction in eddy current loss, and the
increase to the value of skin-depth. And indeed higher resistivity materials such as
CoZrO [113] and CoTaZr [110] have been sputtered and have shown higher resistivity,
as well as electroplating of thick ferrous electroplated alloys with additives (such as
CoWP [88,114]) that increase resistivity.
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5.2.2 Laminated Material
Laminating thin magnetic layers alleviates both skin-depth limitations on core thick-
ness, and suppressing eddy currents within the cores (eddy currents can still cause
losses within each layer, but currents cannot flow between layers). While this ap-
proach can result in drastic improvements to integrated inductors, it is relatively
difficult to realize. Successive laminations of conductive and insulating materials
cannot be electroplated (due to the electrical discontinuity of the insulating layers)
and hence sputter deposition is the only realistic way to form those layers. Sput-
tering, however, is not suitable for depositing very thick layers as required by power
inductors, which is a major barrier in getting laminated cores to be considered for
commercial production.
5.2.3 Structural Design
Design layout (lateral configuration, as well as thicknesses and heights of features)
is key to achieve desirable inductor properties. For each inductor topology there are
many variables that determine the performance of the inductor. Figure 5.3 shows
a micrograph of several inductor structures that were designed by the author and
fabricated by IBM.
69
Figure 5.3: Q-factor versus frequency for various ∆L/LAC values
5.3 EM Emission Shield
Vulnerability of digital ICs to side-channel attacks is directly related to the ability to
exploit, among others, outputs such as power consumption and EM emissions. Uti-
lizing IVRs as opposed to the traditional off-chip regulators and passive components,
offer the possibility to reduce such vulnerability.
On the system level, having a single supply power bus (the IVR case) helps
in reducing the amount of information that can be inferred from the different power
inputs (of the non-IVR case). On the physical level, the integration of power inductors
with relatively thick and large magnetic material yoke assists greatly in hiding the
power lines delivering currents to different blocks and parts of the chip.
In both cases the observer loses information due to the loss of granularity;
in the IVR case the total EM emission might actually be slightly higher than the
non-IVR case due to the current flowing in the inductor copper line of the integrated
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Figure 5.4: Maximum magnetic field emission from a 10µm power rail wire carrying
25mAof current. Even 10µmaway from the wire, the field is still in the order or 100s
of Oersteds. With the addition of a 5µm thick soft magnetic material, such as an
integrated inductor yoke, a reduction of over two orders of magnitude in the magnetic
field intensity is observed
inductor, but this is still lower than the non-IVR case, in which those currents are run-
ning through external off-chip passive components and pcb traces. Both cases could
potentially prevent an attacker from preforming differential attack by eliminating the
access to the required large number of side-channel traces.
To evaluate the potential reduction in the EM emitted from the chip, a test chip
consuming 2A of current is assumed. The current is delivered into the chip through
2x 60µm thick ring lines in top metal layer BEOL carrying 250mA maximum each.
The current is then further branched to the entire area of the chip through a parallel
network of 20x 10µm thick fingers, carrying 25mA maximum each. It is assumed that
a passive, non-invasive measurement could get as close as 2µm− 10µm to the power
rails on the top metal level with only simple decapsulation of the chip, by performing
a measurement at the surface of the chip, measuring the near field EM emission.
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Figure 5.5: maximum magnetic field emission from 20x 10µm power rails with 10µm
spacing, carrying 25mA each, plotted 5µm above the surface of the chip. The spatial
ability to separate the lines can be easily observed. With the 5µm thick soft magnetic
layer, any spatial information about individual rails is practically obscured.
Figure 5.4 shows a simulation of the magnetic field emission from a 10µm
copper power line when carrying 25mA of current, with 5µm thick soft magnetic
material shield, and without, showing a reduction of two orders of magnitude in the
field intensity. Figure 5.5 shows the emitted field from a comb of power distribution
comb, with and without magnetic shield. figure 5.6 shows a 3D simulation result of
the same configuration that was considered in figure 5.5, showing the significant level
of EM emission damping with the presence of inductor magnetic layer as shield.
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Figure 5.6: (a) magnetic field (Hy) in a cross section of the power distribution comb,
clearly showing 100s of Oersteds of magnetic field and the spatial nature of the field
(b) Same magnetic field with the 5µm thick magnetic inductor yoke reducing the




Thin film inductors are generally based on either solenoid structures, in which coils
wrap magnetic materials, as shown in figure 5.7 (b), or cladded structures, in which
magnetic materials wrap current-carrying coils as shown in figure 5.7 (c). In our ”core-
clad” case 5.9 (top), copper is wound around a magnetic layer (similar to solenoid),
but instead of closing the magnetic flux loop by patterning additional lateral stripes,
the loop closure is achieved by using a second magnetic layer (similar to cladded).
Table 5.1 shows a summary of comparison between the inductors.
Figure 5.7: Three common inductor topologies: (a) Spiral air-core inductor [32] (2)
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Inductance density low high higher
Copper resistance low high high
Table 5.1: Comparison of key properties of three inductor topologies: cladded,
solenoid, and core-clad
5.4.2 Fabrication and Results
Core-clad inductors with 1µm thick electroplated Ni45Fe55 magnetic thin-films show
an inductance density of 260nH/mm2, 400% larger than solenoid inductors on the
same wafer with the same magnetic film and coil topology (figure 5.8). A 1:1 trans-
former shows a 330% increase in inductance density.
Some of this inductance enhancement is achieved due to the ability to close
flux lines exclusively through hard-axis-oriented magnetic films in the core-clad case
as shown in figure 5.9, which is not possible in the solenoid topology [115]. The
higher inductance density results in improved L/RDC of 59.9nH/Ω compared with
only 24.2nH/Ω for the solenoid.
Current bias measurements (figures 5.10, 5.11) show that frequency roll-off is
higher for core-clad structure due to improved flux-anisotropy alignment but current
saturation roll-off is lower due to higher field density in the core, a result of the
improved loop closure. Inductance density, L/RDC , and high-frequency performance
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Figure 5.8: Inductance density comparison of core-clad inductor vs. traditional
solenoid (red) showing a 400% improvement, and similar results with 330% improve-
ment (blue) for a 1:1 transformer.
will further improve in both topologies with the introduction of thicker laminated
magnetic films.
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Figure 5.9: Improved magnetic flux alignment to anisotropy Hard Axis (HA) in Core-
Clad inductor (top) in comparison to traditional planar solenoid inductor (bottom)
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Figure 5.10: Traditional solenoid inductor: Inductance as a function of frequency and
bias current
Figure 5.11: Core-clad inductor: Inductance as a function of frequency and bias
current. In comparison with the results for the traditional solenoid inductor (figure






6.1 Summary of Contributions
This work describes a body of work conducted to increase the level of integration of
switch inductor non-isolated DC-DC voltage regulators with GaN transistors and to
improve integrated thin-film inductors.
This work made several original contributions to the field of integrated power
electronics, in which trends for increased level of integration, higher input voltage,
and converter frequency prove to be crucial:
• Demonstrated frequency of 40MHz converter prototype is the fastest known to
date demonstration of an efficient converter integrating GaN transistors and
large scale CMOS circuit.
• Combination of high input voltage, high conversion ratio, and high efficiency
that cannot be achieved by preset day solutions such as PoL and IVR.
• High-frequency low-propagation delay level shifter design based on a capacitor
as the isolation element.
• A novel Core-clad thin-film inductor topology with significant inductance den-
sity enhancement and improved high frequency behavior.
List of publications:
• E. Aklimi, D. Piedra, K. Tien, T. Palacios, K. L. Shepard, ”Hybrid CMOS/GaN
40-MHz multiphase 20V:1V DC-DC Buck Converter” (submitted)
• E. Aklimi, N. Wang, W. J. Gallagher, K. L. Shepard, ”Core-Clad CMOS-
Integrated Inductors with Vertical Magnetic Loop Closure”, poster presented
at joint MMM/Intermag conference, San Diego, 2016.
• K.-T. Lee, C. Bayram, W. Gallagher, D. Sadana, D. Piedra, T. Palacios, B. Kr-
ishnan, G. Papasouliotis, A. Paranjpe, E. Aklimi, and K. Shepard, ”A Scalable
CMOS Technology Platform for Co-integrating GaN on Si”, Compd. Semicond.
Week, no. ii, pp. 45, 2015.
• J. Choi, E. Aklimi, C. Shi, D. Tsai, H. Krishnaswamy, and K. L. Shepard,
”Matching the Power, Voltage, and Size of Biological Systems: A nW-Scale,
0.023-mm3 Pulsed 33-GHz Radio Transmitter Operating From a 5 kT/q-Supply
Voltage” in IEEE Transactions on Circuits and Systems I: Regular Papers,
vol.62, no.8, pp.1950-1958, Aug. 2015.
• J. Choi, E. Aklimi, J. Roseman, D. Tsai, H. Krishnaswamy, K. L. Shepard,
”Matching the power density and potentials of biological systems: a 3.1-nW,
130-mV, 0.023-mm3 pulsed 33-GHz radio transmitter in 32-nm SOI CMOS”




This work can be improved in many exciting ways. The interest in smaller and faster
voltage regulators is expected to increase as other means of improving many aspects
of electronics are proving to become more challenging.
Ultimately, further development will probably take two distinctively different
paths. Very high frequency IVRs (> 100MHz) which require only relatively small in-
ductors will further thrive, and supply the demand for high-granularity, fast transient
response converters. Those converters use fine-line transistors for faster operation,
and have limited input voltage and low conversion ratio, but will show increasingly
higher levels of efficiency. On the other end, slightly slower converters (< 100MHz)
will fill the void that currently exists above the frequency range of PoL modules
(< 5MHz).
In both those cases, higher level of integration is key to achieve higher frequency
which allows size reduction of the entire converter, that will enable the adoption of
those topologies for commercial purposes. Such higher frequency through higher level
of integration will also allow to better take advantage of the anticipated improvements
to GaN power transistors in the upcoming years, and the effort to incorporate more
sophisticated driving and control techniques.
Further improvements to inductors are necessary, for applications in which
air-core inductors cannot serve. Significant volume increase through increased thick-
ness will improve inductors, but to exploit the benefits of the additional thickness at
higher frequency, further advances to the magnetics, either through higher resistivity
material or thick laminated magnetics, or adoption of advance topologies are neces-
sary. Specific converter design techniques that aim at reducing inductor current levels
through coupling, and frequency through multiple phases can also aid at matching
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